No part of a product life cycle is immune to time-to-market pressures, and that includes wafer-level parametric tests on scribe-line test structures. Parallel parametric test is emerging as a ...