DSOs (digital oscilloscopes) offer a great many advantages over their analog equivalents but as they say, “There’s no such thing as a free lunch.” Digital scopes sample, digitize, and store waveforms ...
The requirements of higher system bandwidth and resolution in a variety of applications from communications infrastructure to instrumentation drive up the demand for connecting multiple data ...
If the SYSREF signal and clock aren't phased-locked, this can't be achieved. An FPGA can be used to provide a SYSREF event to the system. But unless it also uses and synchronizes to the master sample ...
While ultrasonic Non-Destructive Testing (NDT) tends to be used for material inspection, many of the same CompuScope features also apply to medical ultrasonics. The three most impactful features for ...
Races, missed next-state values due to long paths, and metastability can result from corrupted clock signals. This post describes the challenges of clock network and clock jitter analysis in more ...
Measurement and automation systems involving multiple devices often require accurate timing in order to facilitate event synchronization and data correlation. For example, an industrial automation ...
This paper presents a low power Clock Gating scheme for clock power improvement that reduces power dissipation by deactivating the clock signal to an inactive value (for clock gating cell) when clock ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results