Abstract: In this paper, we present a new systolic algorithm for an efficient design approach using a bi-port memory-based VLSI implementation of the DHT. Using auxiliary input and output sequences ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results