Introduction to Verilog: Modules, Number Representations & Comments | Free DV Course|All about VLSI
40:37
YouTubeALL ABOUT VLSI
Introduction to Verilog: Modules, Number Representations & Comments | Free DV Course|All about VLSI
Welcome to our Free Digital VLSI (DV) Course! In this video, we cover the fundamentals of Verilog, focusing on: Modules in Verilog – the building blocks of every design Number Representations – binary, octal, decimal, hexadecimal Comments in Verilog – how to document your code effectively This session is part of our step-by-step Verilog ...
37.6K views7 months ago
Shorts
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
0:23
575 views
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders
Sly Fox electronics
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
2:57
1.5K views
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
Chip Logic Studio
Verilog Basics
Learn Verilog from Scratch
9:21
Learn Verilog from Scratch
YouTubeSilicon Glyph
72 views2 months ago
Introduction to Verilog | Learn the Basics of Hardware Description Language (HDL)
25:17
Introduction to Verilog | Learn the Basics of Hardware Description Language (HDL)
YouTubevlsipro
297 views6 months ago
Introduction to Verilog | Basics of HDL for VLSI & Digital Design
48:59
Introduction to Verilog | Basics of HDL for VLSI & Digital Design
YouTubeVLSI Simplified
341 views3 months ago
Top videos
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
YouTubeExplore VLSI
84K viewsMar 9, 2025
Verilog Basics - STRUCTURE of a Verilog Module | Starting out in Hardware Description Language (HDL)
10:01
Verilog Basics - STRUCTURE of a Verilog Module | Starting out in Hardware Description Language (HDL)
YouTubeVisual Electric
8.3K viewsMay 5, 2020
Lecture 5: Introduction to Verilog
34:19
Lecture 5: Introduction to Verilog
YouTubeIIT Roorkee July 2018
1.4K views3 months ago
Verilog Examples
Verilog Data Types Explained | reg, net, integer, real, time | Verilog Tutorial for Beginners
49:06
Verilog Data Types Explained | reg, net, integer, real, time | Verilog Tutorial for Beginners
YouTubeALL ABOUT VLSI
17.3K views7 months ago
Dataflow Modelling in Verilog Explained | Beginners Guide to HDL Coding|| ALL ABOUT VLSI ||
17:12
Dataflow Modelling in Verilog Explained | Beginners Guide to HDL Coding|| ALL ABOUT VLSI ||
YouTubeALL ABOUT VLSI
1.2K views5 months ago
Verilog Event Scheduler & System Tasks Explained with Examples | Verilog full course |All about VLSI
38:53
Verilog Event Scheduler & System Tasks Explained with Examples | Verilog full course |All about VLSI
YouTubeALL ABOUT VLSI
2.5K views6 months ago
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts …
84K viewsMar 9, 2025
YouTubeExplore VLSI
Verilog Basics - STRUCTURE of a Verilog Module | Starting out in Hardware Description Language (HDL)
10:01
Verilog Basics - STRUCTURE of a Verilog Module | Starting out in Ha…
8.3K viewsMay 5, 2020
YouTubeVisual Electric
Lecture 5: Introduction to Verilog
34:19
Lecture 5: Introduction to Verilog
1.4K views3 months ago
YouTubeIIT Roorkee July 2018
Introduction to FPGA Part 6 - Verilog Modules and Parameters | Digi-Key Electronics
16:35
Find in video from 03:11Using Parameters in Verilog Modules
Introduction to FPGA Part 6 - Verilog Modules and Parameters | Digi-Ke…
27.6K viewsDec 13, 2021
YouTubeDigiKey
What is a Verilog Module | Input & Output Explained | First RTL Code | Chapter 2
14:31
What is a Verilog Module | Input & Output Explained | First RTL Cod…
55 views3 months ago
YouTubeSilicon Simplified
Modules - Verilog Fundamentals
21:22
Modules - Verilog Fundamentals
482 viewsMar 3, 2023
YouTubeMetaphysics Computing
Verilog Basics With Introductory Video | Part 1 | Introduction to Verilog
4:43
Find in video from 02:22Structure of Verilog Module
Verilog Basics With Introductory Video | Part 1 | Introduction to Veri…
4.1K viewsJan 31, 2024
YouTubeExplore VLSI
23:07
Day 1: Introduction to Verilog & Modules | 60-Day Verilog Worksho…
2.5K viewsDec 19, 2024
YouTubeALL ABOUT VLSI
3:25
Find in video from 00:16Using Half Adders as Single Modules
FPGA Programming with Verilog: Module Instantiation
3.1K viewsNov 29, 2021
YouTubedrselim
48:59
Introduction to Verilog | Basics of HDL for VLSI & Digital Design
341 views3 months ago
YouTubeVLSI Simplified
37:44
Introduction to Verilog | Verilog Basics for VLSI & RTL Design
89 views2 months ago
YouTubeVLSI Simplified
14:20
Using Multiple Modules in Verilog
33.8K viewsMar 24, 2020
YouTubeDerek Johnston
48:27
Hardware Modeling: Introduction to Verilog-II
19.3K viewsMar 19, 2025
YouTubeNPTEL-NOC IITM
22:02
How to instantiate a Verilog Module, part 1
5.4K viewsJun 19, 2021
YouTubeDigital Logic Design
8:11
Mastering Verilog: Modules, Ports & Data Types (Wire, Reg, Logic) | Pa…
44 views6 months ago
YouTubeCrack the Electronics with Rajesh
12:06
UART Transmitter Module in Verilog | Step-by-Step Code Development …
7.9K views7 months ago
YouTubeALL ABOUT VLSI
38:50
Lecture 07: Modelling of Digital Circuits
812 views3 months ago
YouTubeIIT Roorkee July 2018
22:42
CPU Design in System Verilog Video 5 Coding Our First CPU Module: T…
303 views2 weeks ago
YouTubeChip Design with Rashid
25:17
Introduction to Verilog | Learn the Basics of Hardware Description L…
297 views6 months ago
YouTubevlsipro
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adder…
575 views2 months ago
YouTubeSly Fox electronics
46:45
Port Connection Rules in Verilog | Connect by Order vs Connect by …
9.8K views7 months ago
YouTubeALL ABOUT VLSI
26:53
Universal Counter in Verilog | Mod, Even, Up Down Counter in One Mo…
1.8K views5 months ago
YouTubeALL ABOUT VLSI
40:43
FIFO Design in Verilog | Handling Different Read/Write Speeds | Prac…
3.4K views4 months ago
YouTubeALL ABOUT VLSI
3:20
Intel Quartus: Connecting Modules in Verilog
31.5K viewsAug 29, 2018
YouTubeJay Brockman
6:24
Full Adder in Verilog using Module Instantiation
27.4K viewsAug 31, 2017
YouTubeBeginners Point Shruti Jain (Beginners Point)
16:04
#6 Module and port declaration in verilog | verilog programming basi…
26.5K viewsJun 18, 2020
YouTubeComponent Byte
15:41
SystemVerilog Interface Part 1 - System Verilog Tutorial
1.1K views11 months ago
YouTubeAsicGuru Ventures - VLSI Training
0:40
Find in video from 00:26Instantiating a Module in Code
Instantiating Modules in Verilog
2.7K viewsMar 19, 2023
YouTubeVisual FPGA
1:47
Understanding Module Instantiation in Verilog
7 views8 months ago
YouTubevlogize
See more videos
Static thumbnail place holder